Multipage Read for nand Flash

نویسندگان

  • Tianqiong Luo
  • Borja Peleato
چکیده

NAND flash memories achieve very high densities through a series connection of all the cells in a bitline. In current memories, each wordline is read independently by biasing all the other cells to act as pass transistors and sensing all the bitlines in parallel. This paper proposes a new method which reads multiple wordlines simultaneously and returns a combination of their stored information. This multi-page read method is shown to be useful for equalizing the inter-cell interference, reduce the damage caused by erase operations, and speed up the decoding of a certain class of codes.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Reducing SSD read latency via NAND flash program and erase suspension

In NAND flash memory, once a page program or block erase (P/E) command is issued to a NAND flash chip, the subsequent read requests have to wait until the timeconsuming P/E operation to complete. Preliminary results show that the lengthy P/E operations may increase the read latency by 2x on average. As NAND flashbased SSDs enter the enterprise server storage, this increased read latency caused ...

متن کامل

Real-Time Access Guarantees for NAND Flash Using Partial Block Cleaning

Increasing use of NAND flash in newer application domains has been possible due to lowering cost per GB, consumer demands for storage and advantages of NAND flash over traditional disks. However, NAND flash has its idiosyncrasies resulting in asymmetric read/write times due to garbage collection and wear leveling requirements. Such asymmetric (non-deterministic) read/write times poses a challen...

متن کامل

Improving Flash Storage Performance by Caching Address Mapping Table in Host Memory

NAND flash memory based storage devices use Flash Translation Layer (FTL) to translate logical addresses of I/O requests to corresponding flash memory addresses. Mobile storage devices typically have RAM with constrained size, thus lack in memory to keep the whole mapping table. Therefore, mapping tables are partially retrieved from NAND flash on demand, causing random-read performance degradat...

متن کامل

Improving the reliability of chip-off forensic analysis of NAND flash memory devices

Digital forensic investigators often need to extract data from a seized device that contains NAND flash memory. Many such devices are physically damaged, preventing investigators from using automated techniques to extract the data stored within the device. Instead, investigators turn to chip-off analysis, where they use a thermal-based procedure to physically remove the NAND flash memory chip f...

متن کامل

NAND Flash Design Trends

die and beyond with MLC (two bit per cell) technology with 50nm and 40nm process nodes. Despite this impressive growth of bit density, program performance of NAND Flash has remained in 10MB/s range. As consumer’s need for more digital contents grows, companies are paying more attention to improve program and read performance of NAND Flash devices to meet the consumer’s appetite for more bits an...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:
  • IEEE Trans. on Circuits and Systems

دوره 64  شماره 

صفحات  -

تاریخ انتشار 2017